Introduction	Machine Memory	octrng(4)	octrtc(4)	brswphy(4)	octhci(4)	CFI	
00	00000000	00000	00000000000	0000000	0000	0000	

## Porting OpenBSD on the MIPS64-based Octeon Platforms

Paul Irofti pirofti@openbsd.org

> BSDCan, Ottawa May 2014

Introduction	Machine Memory	octrng(4)	octrtc(4)	brswphy(4)	octhci(4)	CFI	Conclusions
00	00000000	00000	00000000000	0000000	0000	0000	00
Outline	2						

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

- 1 Introduction
- 2 Machine Memory
- ③ octrng(4)
- ④ octrtc(4)
- 5 brswphy(4)
- 6 octhci(4)
- 7 CFI



Introduction ●○	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
About Me							
Who A	.m l?						

Reverse Engineer (6 years in the AV industry)

- anti-virus engines
- emulators: static and dynamic analysis research

OpenBSD Hacker:

- power management, ACPI
- mips64: Loongson and Octeon
- compat\_linux(8) maintainer
- oprter

Research Assistant and PhD student:

- Faculty of Automatic Control and Computers at the Polytechnic University of Bucharest
- PhD on parallel signal processing algorithms using GPGPU (OpenCL, CUDA)

Introduction ⊙●	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
About Me							
My cor	nnection to	Octeo	n				

- played with other mips64 ports in the past
- mostly worked on the Loongson architecture
- first contact while sitting next to jasper@ at t2k13
- mentioned it in the undeadly report after the hackathon

• article led to a kind donation from Diana Eichert

Introduction 00	Machine Memory ●0000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
First Contact							
Dealing	g with U-B	oot					

After a bit of reading, the magic tftpboot'ing uboot commands are:

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

D-Link DSR-500 bootloader# dhcp D-Link DSR-500 bootloader# tftpboot 0 bsd D-Link DSR-500 bootloader# bootoctlinux ./bsd



Kernel crashed after copyright:

```
Copyright (c) 1982, 1986, 1989, 1991, 1993
The Regents of the University of California.
All rights reserved.
Copyright (c) 1995-2013 OpenBSD. All rights reserved.
http://www.OpenBSD.org
```

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

Introduction 00	Machine Memory oo●ooooo	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
First Contact							
Octeon	Memory						

In-depth investigations pointed to the memory setup routines. This is how Octeon memory is organized:

PA Chunks	From	То
1st 256 MB DR0	0000 0000 0000 0000	0000 0000 0FFF FFFF
2nd 256 MB DR1	0000 0004 1000 0000	0000 0004 1FFF FFFF
Over 512MB DR2	0000 0000 2000 0000	0000 0003 FFFF FFFF

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ



The DSR-500 has 128MB of memory.

- the smallest system memory so far
- octeon\_memory\_init() assumed at least 256MB
- BUG: start of the 2nd bank after 256MB phys\_avail[1] = OCTEON\_DRAM\_FIRST\_256\_END; realmem\_bytes -= OCTEON\_DRAM\_FIRST\_256\_END;

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

• FIX: cap to realmem if less than 256MB phys\_avail[1] = realmem\_byte

Introduction 00	Machine Memory 0000●000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
First Contact							
Userlar	nd						

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

After the fix I got a big reward:

```
OpenBSD 5.4-current (GENERIC) #32:
  Fri Aug 30 14:19:07 EEST 2013
[...]
scsibus0 at vscsi0: 256 targets
softraid0 at root
scsibus1 at softraid0: 256 targets
root device:
```

Introduction 00	Machine Memory 00000●00	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
First Contact							
Dmesg							

Inspecting the **very** short dmesg there were some obvious problems:

- octcf at iobus0 not configured
- 0:0:0: mem address conflict 0xf8000000/0x8000000

- ukphy0 at cnmac0 phy 0
- /dev/ksyms: Symbol table not valid.

Introduction 00	Machine Memory 000000●0	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
First Contact							
Where	to?						

Going forward my plans were to:

- enrich the platform by adding new drivers
- add storage support through internal cf and umass
- enable networking
- help jasper@ to improve the 2nd-stage bootloader

• make the port able to stand on its own

Introduction 00	Machine Memory 0000000●	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
First Contact							
Dissapo	ointment						

The SDK license made me sad:

This Software, including technical data, may be subject to U.S. export control laws, including the U.S. Export Administration Act and its associated regulations, and may be subject to export or import regulations in other countries.

Introduction 00	Machine Memory 00000000	octrng(4) ●0000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Random Numb	er Generator						
Warm-	up driver						

I decided to write a simple driver to get to know the platform.



Introduction 00	Machine Memory 00000000	octrng(4) ○●○○○	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Random Numb	er Generator						
Why th	ne RNG?						

I chose the random-numbers generator because it seemed:

- easy to initialize
- simple output
- clean integration with the OpenBSD random subsystem

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Introduction 00	Machine Memory 00000000	octrng(4) 00●00	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Random Numb	er Generator						
RNG S	etup						

Initialization is done through a control register:

- read the control register
- set the output flag
- set the entropy flag
- write-back the control register

The above should start producing randomness in a few seconds.

Introduction 00	Machine Memory 00000000	octrng(4) 000●0	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Random Numb	er Generator						
Fetchir	ıg						

Random numbers are written in the entropy register.

- read 8-bytes from the register address
- feed it to add\_true\_randomness()
- schedule another read after 10ms

That's it!

Introduction	Machine Memory 00000000	octrng(4) 0000●	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
Random Numbe	er Generator						
Lessons	s Learned						

Obstacles:

- endianess confusion when dealing with register addresses
- required read after write when setting the control register

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

• get 8-bytes, feed only 4 to the random subsystem

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) ●0000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Clock							
Itching							

NFS-booting was annoying me everytime with this:

WARNING: file system time much less than clock time WARNING: CHECK AND RESET THE DATE!

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

It had to stop!

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) ○●○○○○○○○○	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
Real-time Clock							
Availab	ole clocks						

Some boards have an RTC that can be used as a TOD clock:

- DS1337 clock model
- resolution of 1 second
- provide gettime and settime routines
- register them to be used as the system TOD clock

## Two-Wire Serial Interface

Time is read through the TWS registers:

```
uint64_t v:1; /* Valid bit */
uint64_t slonly:1; /* Slave Only Mode */
uint64_t eia:1; /* Extended Internal Address */
uint64_t op:4; /* Opcode field */
uint64_t r:1; /* Read bit or result */
uint64_t sovr:1; /* Size Override */
uint64_t size:3; /* Size in bytes */
uint64_t scr:2; /* Scratch, unused */
uint64_t a:10; /* Address field */
uint64_t ia:5; /* Internal Address */
uint64_t eop_ia:3; /* Extra opcode */
uint64_t d:32; /* Data Field */
```

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 000●0000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Cloc	k						
How T	WS Acces	s Work	s				

Operating the TOD clock:

- set the address field to the RTC register
- afterwards use current internal address across calls
- set the operation type by setting/clearing the read flag

• read from or write to the data field

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 0000●000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
Real-time Clock							
Reads(	1)						

1st step:

- set RTC register address
- set the read bit
- set the valid bit
- set op to use the current address if a read was done before

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

• write the TWS register

Real-time Clock Reads(2)	Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Reads(2)	Real-time Cloc	<						
	Reads(	2)						

2nd step:

- read-back the TWS register
- keep reading until the valid bit is cleared
- if cleared, the operation was completed
- fetch clock data from the 1st byte in the data field

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 000000●0000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Clock							
Writes(	1)						

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

1st step:

- set RTC register address
- clear the read bit
- set the valid bit
- fill the data field
- write the TWS register

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 0000000●000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Clock	<						
Writes(	(2)						

2nd step:

- read-back the TWS register
- keep reading until the valid bit is cleared
- do an extra read-back after the operation was completed

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
Real-time Clock	k l						
RTC F	ormat						

The clock information is BCD-coded as follows:

```
tt->year = ((tod[5] & 0x80) ? 100 : 0) + FROMBCD(tod[6]);
tt->mon = FROMBCD(tod[5] & 0x1f);
tt->day = FROMBCD(tod[4] & 0x3f);
tt->dow = (tod[3] & 0x7);
tt->hour = FROMBCD(tod[2] & 0x3f);
tt->min = FROMBCD(tod[1] & 0x7f);
tt->sec = FROMBCD(tod[0] & 0x7f);
```

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

Introduction	Machine Memory 0000000	octrng(4) 00000	octrtc(4) 000000000●0	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Clock							
TOD R	Routines						

The settime and gettime routines:

- pack/unpack the time data into/from BCD form
- read/write each packet through the TWS registers

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions 00
Real-time Clock							
lssues							

The TWSI is very fragile and needs a lot of integrity checks.

Besides, some models have an RTC clock:

- D-Link DSR-500
- Portwell CAM-0100.

Others don't:

• Ubiquiti Networks EdgeRouter Lite.

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) ●○○○○○○	octhci(4) 0000	CFI 0000	Conclusions 00
Broadcom PHY							
Njetwo	rk						

Even though I used tftpboot and NFS-root on boot...

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) ○●○○○○○	octhci(4) 0000	CFI 0000	Conclusions 00
Broadcom PHY							
BCM53	BXX						

Missing Broadcom PHY driver for the chip 53XX-family

- resulted in cnmac0 at ukphy
- looked at OpenWrt for the proper registers
- wrote a minimal PHY driver with dumb-mode only switch support

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 00●0000	octhci(4) 0000	CFI 0000	Conclusions 00
Broadcom PHY	/						
Status	Routine						

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

The key was the status PHY routine which reads the:

- link state
- duplex mode
- port's speed

via corresponding registers from the status page.

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 000●000	octhci(4) 0000	CFI 0000	Conclusions
Broadcom PHY							
Reads(	1)						

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

1st step:

- set the page number if the current one differs
- set the register address
- read-back to check for operation completion

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000●00	octhci(4) 0000	CFI 0000	Conclusions 00
Broadcom PHY							
Reads(2	2)						

Once the page-register tuple is in place:

- read 2 bytes from the first data register
- if needed go on with the 2nd, 3rd and 4th data registers

(ロ)、(型)、(E)、(E)、 E) のQの

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions
Broadcom PHY							
Results							

With that in place the network seems better:

```
# ifconfig cnmac0
cnmac0: flags=8843<UP,BROADCAST,RUNNING,SIMPLEX,MULTICAST>
        11addr 00:de:ad:20:75:00
        priority: 0
        groups: egress
        media: Ethernet autoselect (1000baseT master)
        status: active
        inet 192.168.1.9 netmask 0xfffff00
# ping k.ro
PING k.ro (194.102.255.23): 56 data bytes
64 bytes from 194.102.255.23: icmp_seq=0 time=60.132 ms
64 bytes from 194.102.255.23: icmp_seq=1 time=63.555 ms
```

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) ○○○○○●	octhci(4) 0000	CFI 0000	Conclusions
Broadcom PHY	r						
Switch	Support						

In the future I plan to add switch support.

Existing kernel switch frameworks:

- ZRouter solution from Aleksandr Rybalko
- IIJ solution from Kazuya Goda

Waiting for the IIJ framework to be made public before deciding.

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) ●000	CFI 0000	Conclusions
USB Host Cont	troller						
Existin	g Work						

- Cavium SDK
- IIJ driver for the CN30XX boards
- WIP driver I wrote that fries USB sticks

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0●00	CFI 0000	Conclusions 00
USB Host Cont	troller						
My Pro	ogress So I	ar					

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

- clock setup
- host-mode setup
- core setup
- dma setup
- part of the interrupt routine

Introduction 00	Machine Memory	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 00●0	CFI 0000	Conclusions 00
USB Host Cont	troller						
Interru	pt Routine						

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Almost done:

- host channel interrupts
- issues: assumes single USB port
- device disconnect interrupts
- issues: doesn't callback

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 000●	CFI 0000	Conclusions 00	
USB Host Controller								
Show-Stoppers								

- can't use the SDK: **U.S. export control**
- SDK and IIJ register poking logic is completely different
- can't reuse IIJ's code as it doesn't work on my D-Link

- USB is hard
- USB w/o documentation is harder
- writing a driver requires time, which is the worst

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI ●000	Conclusions	
Compact Flash Interface								
Flash N	Memory							

OpenBSD doesn't support the DSR-500 flash memory:

octcf at iobus0 base 0x1d000800 irq 0 not configured

FreeBSD does through CFI:

cfi0: <AMD/Fujitsu - 32MB> on ciu0 cfi0: cfi0: [256x128KB] cfid0 on cfi0

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI o●oo	Conclusions
Compact Flash	Interface						
Plans							

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Discussed with David Gwynne (dlg@):

- write a small ATA driver
- plug it into the rest of the system via atascsi
- no multiple concurrent commands
- no port multipliers

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 00●0	Conclusions	
Compact Flash Interface								
Implem	Implementation							

Writing a driver was slower than I expected:

- it's my first disk driver
- atascsi has too many abstractions
- the reference drivers ahci(4) and sili(4) are complex
- cf doesn't even do dma, it does bus space reads/writes

• wdc(4)/pciide(4) is messy

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 000●	Conclusions		
Compact Flash	Compact Flash Interface								
Work I	n Progress								

I just started working on the driver. Unsure about:

• mimicking the FreeBSD abstraction:  $\mathit{cfid} \rightarrow \mathit{cfi} \rightarrow \mathit{atascsi}$ 

- keeping the driver MD or making it MI
- supporting the entire CFI specification
- including the Intel mess
- StrataFlash?

Introduction 00	Machine Memory 00000000	octrng(4) 00000	octrtc(4) 00000000000	brswphy(4) 0000000	octhci(4) 0000	CFI 0000	Conclusions ●0
OpenBSD/Octeo	n						
Mostly	Harmless						

## Conclusions

- a lot of work was put into OpenBSD/Octeon
- lack of documentation is slowing progress
- SDK copyright capped the pace even further
- open problems: USB, switch framework, CFI
- work continues to make this port complete



▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

## Questions?